SDI Audio Intel FPGA IP User Guide

ID 683333
Date 12/15/2021
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

1. SDI Audio Intel FPGA IP Overview

Updated for:
Intel® Quartus® Prime Design Suite 21.4
IP Version 19.1.1

The SDI Audio Intel FPGA IP cores ease the development of video and image processing designs. The SDI Audio Embed IP core allows audio and video signals to be combined into one digital signal. The SDI Audio Extract IP core allows audio and video signals in one digital signal to be split into separate signals.

The SDI Audio Intel FPGA IP cores are part of the IP Catalog Library, which is distributed with the Intel® Quartus® Prime software.

Note: The SDI Audio Intel® FPGA IP cores are available in the Intel® Quartus® Prime Pro Edition software from version 19.2 onwards for supported device families.
Note: The SDI Audio Intel® FPGA IP cores are available in the Intel® Quartus® Prime Standard Edition software version 18.1 for supported device families. Refer to the user guide for the previous IP core version (18.0) for information.

You can use the following cores to embed, extract or convert audio:

  • Audio Embed Intel FPGA IP
  • Audio Extract Intel FPGA IP
  • Clocked Audio Input Intel FPGA IP
  • Clocked Audio Output Intel FPGA IP

You can instantiate the SDI Audio Intel FPGA IP cores with the SDI and SDI II Intel FPGA IP cores. You can configure each Audio IP core at run time using an Avalon-MM slave interface, provided the relevant parameters are enabled.